at89s52管脚图引脚图
at89s52管脚图好下图
port pin alternate functions
p1.0 t2 (external count input to timer/counter 2),
clock-out
p1.1 t2ex (timer/counter 2 capture/reload trigger
and direction control)
p1.5 mosi (used for in-system programming)
p1.6 miso (used for in-system programming)
p1.7 sck (used for in-system programming)
port pin alternate functions
p3.0 rxd (serial input port)
p3.1 txd (serial output port)
p3.2 int0 (external interrupt 0)
p3.3 int1 (external interrupt 1)
p3.4 t0 (timer 0 external input)
p3.5 t1 (timer 1 external input)
p3.6 wr (external data memory write strobe)
p3.7 rd (external data memory read strobe)symbol function
tf2 timer 2 overflow flag set by a timer 2 overflow and must be cleared by software. tf2 will not be set when either rclk = 1
or tclk = 1.
exf2 timer 2 external flag set when either a capture or reload is caused by a negative transition on t2ex and exen2 = 1.
when timer 2 interrupt is enabled, exf2 = 1 will cause the cpu to vector to the timer 2 interrupt routine. exf2 must be
cleared by software. exf2 does not cause an interrupt in up/down counter mode (dcen = 1).
rclk receive clock enable. when set, causes the serial port to use timer 2 overflow pulses for its receive clock in serial port
modes 1 and 3. rclk = 0 causes timer 1 overflow to be used for the receive clock.
tclk transmit clock enable. when set, causes the serial port to use timer 2 overflow pulses for its transmit clock in serial port
modes 1 and 3. tclk = 0 causes timer 1 overflows to be used for the transmit clock.
exen2 timer 2 external enable. when set, allows a capture or reload to occur as a result of a negative transition on t2ex if timer
2 is not being used to clock the serial port. exen2 = 0 causes timer 2 to ignore events at t2ex.
tr2 start/stop control for timer 2. tr2 = 1 starts the timer.
c/t2 timer or counter select for timer 2. c/t2 = 0 for timer function. c/t2 = 1 for external event counter (falling edge triggered).
cp/rl2 capture/reload select. cp/rl2 = 1 causes captures to occur on negative transitions at t2ex if exen2 = 1. cp/rl2 = 0
causes automatic reloads to occur when timer 2 overflows or negative transitions occur at t2ex when exen2 = 1. when
either rclk or tclk = 1, this bit is ignored and the timer is forced to auto-reload on timer 2 overflow.
德州仪器推出具有MUX的零漂移可编程增益放大器，面向微处理器
臭氧气体检测仪都分为哪些类型？
MAX2160 ISDB-T应用参考设计
需要了解udev文件系统的使用和基本工作原理
IR推出iP1837和iP1827灵活型单输入电压DC-DC稳压器
at89s52管脚图引脚图
晶澳科技依托中国电信5G定制网打造智慧工厂新标杆
AI独角兽的IPO猜想
调频雷达物位计概述及安装使用注意事项
TI将数字电源管理应用于Xilinx FPGA设计
华灿光电获补贴资金1亿元
电容的工艺结构以及应用选型
基于GPS/MEMS组合芯片实现高精度定位解决方案
脑洞大开！联想投影电脑610S拆解
华为宣布2月26日开发布会 华为P10或将正式发布！
Wi-Fi 7贡献排名
热阻网络模型-DELPHI模型
国家人工智能开放创新平台有哪些企业入选了
物联网为MCU带来庞大商机，MCU开发平台重要性日增
深圳福田区领导莅临河套国际性产业与标准组织聚集区进行工作调研
port pin alternate functions
p1.0 t2 (external count input to timer/counter 2),
clock-out
p1.1 t2ex (timer/counter 2 capture/reload trigger
and direction control)
p1.5 mosi (used for in-system programming)
p1.6 miso (used for in-system programming)
p1.7 sck (used for in-system programming)
port pin alternate functions
p3.0 rxd (serial input port)
p3.1 txd (serial output port)
p3.2 int0 (external interrupt 0)
p3.3 int1 (external interrupt 1)
p3.4 t0 (timer 0 external input)
p3.5 t1 (timer 1 external input)
p3.6 wr (external data memory write strobe)
p3.7 rd (external data memory read strobe)symbol function
tf2 timer 2 overflow flag set by a timer 2 overflow and must be cleared by software. tf2 will not be set when either rclk = 1
or tclk = 1.
exf2 timer 2 external flag set when either a capture or reload is caused by a negative transition on t2ex and exen2 = 1.
when timer 2 interrupt is enabled, exf2 = 1 will cause the cpu to vector to the timer 2 interrupt routine. exf2 must be
cleared by software. exf2 does not cause an interrupt in up/down counter mode (dcen = 1).
rclk receive clock enable. when set, causes the serial port to use timer 2 overflow pulses for its receive clock in serial port
modes 1 and 3. rclk = 0 causes timer 1 overflow to be used for the receive clock.
tclk transmit clock enable. when set, causes the serial port to use timer 2 overflow pulses for its transmit clock in serial port
modes 1 and 3. tclk = 0 causes timer 1 overflows to be used for the transmit clock.
exen2 timer 2 external enable. when set, allows a capture or reload to occur as a result of a negative transition on t2ex if timer
2 is not being used to clock the serial port. exen2 = 0 causes timer 2 to ignore events at t2ex.
tr2 start/stop control for timer 2. tr2 = 1 starts the timer.
c/t2 timer or counter select for timer 2. c/t2 = 0 for timer function. c/t2 = 1 for external event counter (falling edge triggered).
cp/rl2 capture/reload select. cp/rl2 = 1 causes captures to occur on negative transitions at t2ex if exen2 = 1. cp/rl2 = 0
causes automatic reloads to occur when timer 2 overflows or negative transitions occur at t2ex when exen2 = 1. when
either rclk or tclk = 1, this bit is ignored and the timer is forced to auto-reload on timer 2 overflow.
德州仪器推出具有MUX的零漂移可编程增益放大器，面向微处理器
臭氧气体检测仪都分为哪些类型？
MAX2160 ISDB-T应用参考设计
需要了解udev文件系统的使用和基本工作原理
IR推出iP1837和iP1827灵活型单输入电压DC-DC稳压器
at89s52管脚图引脚图
晶澳科技依托中国电信5G定制网打造智慧工厂新标杆
AI独角兽的IPO猜想
调频雷达物位计概述及安装使用注意事项
TI将数字电源管理应用于Xilinx FPGA设计
华灿光电获补贴资金1亿元
电容的工艺结构以及应用选型
基于GPS/MEMS组合芯片实现高精度定位解决方案
脑洞大开！联想投影电脑610S拆解
华为宣布2月26日开发布会 华为P10或将正式发布！
Wi-Fi 7贡献排名
热阻网络模型-DELPHI模型
国家人工智能开放创新平台有哪些企业入选了
物联网为MCU带来庞大商机，MCU开发平台重要性日增
深圳福田区领导莅临河套国际性产业与标准组织聚集区进行工作调研