quicklogic arcticlink可编程连接平台设计方案
arcticlink可编程连接解决方案平台采用0.18um六层金属cmos工艺制造,内核电压为1.8v,i/o电压可设定为1.8v,2.5v和3.3v. arcticlink的逻辑单元为640个,集成了高速usb 2.0 otg控制器, sd/sdio/mmc/ce-ata主控制器, assp/fpga接口,以及灵活的可编程架构,可编程i/o,非常低功耗模式和安全链接.本文介绍了arcticlink主要特性, 解决方案平台方框图, 连接解决方案方框图,以及各种usbotg连接框图,在汽车内装蓝牙免提,智能手机,pnd/pmp和epos的应用框图.
the quicklogic arcticlink solution platform is fabricated on a 0.18 μm, six layer metal cmos process. the core voltage is 1.8 v. the i/o voltage input tolerance and output drive can be set as 1.8 v, 2.5 v, and 3.3 v.
arcticlink 器件亮点:
hi-speed usb 2.0 otg controller
• single port otg with embedded high-speed phy
• optional 12-signal ulpi interface
• full-speed cea-936-a mini-usb analog carkit interface
• dedicated dma controller
• high-speed up to 480 mbits/sec.
sd/sdio/mmc/ce-ata host controller
• sd/sdio 1-bit or 4-bit up to 52 mhz with secure digital high capacity (sdhc) support
• ce-ata 1-bit, 4-bit or 8-bit up to 52 mhz
• mmc 1-bit, 4-bit or 8-bit up to 52 mhz
• high-speed and flexible to support multiple storage options and sdio peripherals
assp/fpga interface
• 8 kbytes scratchpad memory
• flexible host interface for usb and sd/sdio/mmc/ce-ata ports
• dma and power management functions
• direct memory aperture for peripheral subsystems
flexible programmable fabric
• 0.18 μm, six layer metal cmos process
• 1.8 v core voltage, 1.8/2.5/3.3 v drive capable i/os
• 36 kbits of sram – seven dual-port 4-kbit high performance sram blocks
• embedded synchronous/asynchronous fifo controllers
• one user configurable clock manager (ccm) (110-ball wlcsp and 196-ball tfbga packages only)
• up to 120 programmable i/os available
• 100,000 system gates
• nonvolatile, instant-on
• ieee 1149.1 boundary scan testing compliant
programmable i/o
• bank programmable drive strength
• bank programmable slew rate control
• independent i/o banks capable of supporting multiple i/o standards in one device
• native support for ddrios (196-ball package only)
• bank programmable i/o standards: lvttl, lvcmos, and lvcmos18
• can be used for level shifter and i/o voltage translator
very low power (vlp) mode
• the quicklogic arcticlink solution platform has a special vlp pin which can enable a low power sleep mode that significantly reduces the overall power consumption of the device by placing the device in standby.
• enter/exit vlp mode from/to normal operation in less than 250 μs (typical)
security links
there are several security links to disable jtag access to the device. programming these optional links completely disables access to the device from the outside world and provides an extra level of design security not possible in sram-based fpgas.
jtag
quicklogic arcticlink solution platform supports ieee 1149.1 boundary scan or post-manufacturing testability. external access to this feature can be completely disabled.
arcticlink ql1a100主要特性列表:
图1.arcticlink 解决方案平台方框图
图2.arcticlink 连接解决方案方框图
图3.ql1a100和usb 1.1与otg的连接框图
图4.ql1a100和ulpi hs phy/usb 1.1串行收发器的连接框图
图5.ql1a100和philips pdiusbp11a 与ulpi 3引脚收发器的连接框图
图6.arcticlink在汽车内装蓝牙免提应用框图
图7.arcticlink在智能手机应用框图
图8.arcticlink在pnd/pmp应用框图
图9.arcticlink在epos应用框图
以FPGA为核心的高阶快速数字滤波器设计
是德科技宣布扩大 KeysightCare 服务计划的覆盖范围
如何使用CO2传感器来监测空气中二氧化碳的含量
上海国民集团健康科技有限公司怎么样?一站式居家养老健康服务商
5V稳压太阳能电池电源电路解析
Quicklogic ArcticLink可编程连接平台设计
LSI推出新一代Axxia网路加速卡AXP3420
关于机器人支撑座结构性能详细剖析
工业平板电脑、工控机和触摸屏都有什么特点?
国内LED照明渗透率略高于全球渗透率水平 滤波器需求增大
新益昌现已成功进入半导体封装设备和锂电池设备领域
艾迈斯半导体新推出PaMu Quiet耳塞,实现一流的主动降噪性能
下一代低功耗嵌入式设计
基于热电偶的抗干扰方法及措施
人人都谈5G+AIoT,但是谁真的抓住了商机?
广东特信无人机反制枪有效制止无人机乱飞
2040年全球新车销售电动汽车将占三分之二
2019年中国市场销售的5G手机为1376.9万部
NE5532小功率耳放,NE5532 AMPLIFIER
凌科电气:摄影补光灯为什么选这款锁螺丝款防水连接器?