高速模数转换器(ADC)的INL/DNL测量
高速模数转换器(adc)的inl/dnl测量
abstract: although integral and differential nonlinearity may not be the most important parameters for high-speed, high dynamic performance data converters, they gain significance when it comes to high-resolution imaging applications. the following application note serves as a refresher course for their definitions and details two different, yet commonly used techniques to measure inl and dnl in high-speed analog-to-digital converters (adcs).
manufacturers have recently introduced high-performance analog-to-digital converters (adcs) that feature outstanding static and dynamic performance. you might ask, how do they measure this performance, and what equipment is used? the following discussion should shed some light on techniques for testing two of the accuracy parameters important for adcs: integral nonlinearity (inl) and differential nonlinearity (dnl).
although inl and dnl are not among the most important electrical characteristics that specify the high-performance data converters used in communications and fast data-acquisition applications, they gain significance in the higher-resolution imaging applications. however, unless you work with adcs on a regular basis, you can easily forget the exact definitions and importance of these parameters. the next section therefore serves as a brief refresher course.
inl and dnl definitions dnl error is defined as the difference between an actual step width and the ideal value of 1lsb (see figure 1a). for an ideal adc, in which the differential nonlinearity coincides with dnl = 0lsb, each analog step equals 1lsb (1lsb = vfsr/2n, where vfsr is the full-scale range and n is the resolution of the adc) and the transition values are spaced exactly 1lsb apart. a dnl error specification of less than or equal to 1lsb guarantees a monotonic transfer function with no missing codes. an adc's monotonicity is guaranteed when its digital output increases (or remains constant) with an increasing input signal, thereby avoiding sign changes in the slope of the transfer curve. dnl is specified after the static gain error has been removed. it is defined as follows:
dnl = |[(vd+1- vd)/vlsb-ideal - 1] | , where 0 < d < 2n - 2. vd is the physical value corresponding to the digital output code d, n is the adc resolution, and vlsb-ideal is the ideal spacing for two adjacent digital codes. by adding noise and spurious components beyond the effects of quantization, higher values of dnl usually limit the adc's performance in terms of signal-to-noise ratio (snr) and spurious-free dynamic range (sfdr).
figure 1a. to guarantee no missing codes and a monotonic transfer function, an adc's dnl must be less than 1lsb.
inl error is described as the deviation, in lsb or percent of full-scale range (fsr), of an actual transfer function from a straight line. the inl-error magnitude then depends directly on the position chosen for this straight line. at least two definitions are common: best straight-line inl and end-point inl (see figure 1b):
best straight-line inl provides information about offset (intercept) and gain (slope) error, plus the position of the transfer function (discussed below). it determines, in the form of a straight line, the closest approximation to the adc's actual transfer function. the exact position of the line is not clearly defined, but this approach yields the best repeatability, and it serves as a true representation of linearity. end-point inl passes the straight line through end points of the converter's transfer function, thereby defining a precise position for the line. thus, the straight line for an n-bit adc is defined by its zero (all zeros) and its full-scale (all ones) outputs. the best straight-line approach is generally preferred, because it produces better results. the inl specification is measured after both static offset and gain errors have been nullified, and can be described as follows:
inl = | [(vd - vzero)/vlsb-ideal] - d | , where 0 < d qout, and is then passed on to the integrator configurations. each comparator result controls the logic input of the switch independently and generates voltage ramps as required to drive succeeding integrator circuits for both inputs of the dut. this approach has its advantages, but it also has several drawbacks:
the triangular ramp should have low dv/dt to minimize noise. this condition generates repeatable numbers, but it results in long integration times for the precision meter. positive and negative ramp rates must be matched to arrive at the 50% point, and the low-level triangular waves must be averaged to achieve the desired dc level. integrator designs usually require careful selection of the charge capacitors. to minimize potential errors due to the capacitors' memory effect, for instance, select integrator capacitors with low dielectric absorption. accuracy is proportional to the integration period and inversely proportional to the settling time. a dvm connected to the analog integrated servo loop measures the inl/dnl error versus output code (figures 4a and 4b). note that a parabolic or bow shape in the plot of inl vs. output code indicates the predominance of even-order harmonics, and an s shape indicates the predominance of odd-order harmonics.
figure 4a. this plot shows typical integral nonlinearity for the max108 adc, captured with the analog integrating servo loop.
figure 4b. this plot shows typical differential nonlinearity for the max108, captured with the analog integrating servo loop.
to eliminate negative effects in the previous approach, you can replace the servo loop's integrator section with an l-bit successive-approximation register (sar) that captures the dut's output codes, an l-bit dac, and a simple averaging circuit. together with the magnitude comparator, this circuit forms a sar-type converter configuration (see figure 5 and sar converter discussion below), in which the magnitude comparator programs the dac, reads its outputs, and performs a successive approximation. meanwhile, the dac presents a high-resolution dc level to the input of the n-bit adc under test. in this case, a 16-bit dac was chosen to trim the adc to 1/8lsb accuracy and obtain the best possible transfer curve.
figure 5. successive approximation and a dac configuration replace the integrator section of the analog servo loop.
the advantage of an averaging circuit is apparent when noise causes the magnitude comparator to toggle and become unstable, as it does on approaching its final result. two divide-by counters are included in the averaging circuit. the reference counter has a period of 2m clock cycles, where m is a programmable integer governing the period (and hence the test time). a data counter, which increments only when the magnitude comparator output is high, has a period equal to one-half of the first 2m-1 cycles.
together, the reference and data counters average the number of highs and lows, store the result in a flip-flop, and pass it on to the sar register. this procedure is repeated 16 times (in this case) to generate the complete output code word. like the previous method, this one has advantages and disadvantages:
the test setup's input voltage is defined digitally, allowing easy modification of the number of samples over which the result is to be averaged. the sar approach provides a dc level rather than a ramp at the dut's analog input. as a disadvantage, the dac in the feedback loop sets a finite limit on resolution of the input voltage. sar converter
a sar converter works like the old-fashioned chemist's balance. on one side is the unknown input sample, and on the other is the first weight generated by the sar/dac configuration (the most significant bit, which equals half of the full-scale output). if the unknown weight is larger than 1/2fsr, this first weight remains on the balance and is augmented by 1/4fsr. if the unknown weight is smaller, the weight is removed and replaced by a weight of 1/4fsr.
the sar converter then determines the desired output code by repeating this procedure n times, progressing from the msb to the lsb. n is the resolution of the dac in the sar configuration, and each weight represents 1 binary bit.
dynamic testing of inl and dnl to assess an adc's dynamic nonlinearity, you can apply a full-scale sinusoidal input and measure the converter's signal-to-noise ratio (snr) over its entire full-power input bandwidth. the theoretical snr for an ideal n-bit converter (subject only to quantization noise, with no distortion) is as follows:
snr (in db) = n×6.02 +1.76. embedded in this figure of merit are the effects of glitches, integral nonlinearity, and sampling-time uncertainty. you can obtain additional linearity information by performing the snr measurement at a constant frequency and as a function of the signal amplitude. sweeping the entire amplitude range, for example, from zero to full scale and vice versa, produces large deviations from the source signal, as source amplitude approaches the converter's full-scale limit. to determine the cause of these deviations, while ruling out the effects of distortion and clock instability, use a spectrum analyzer to analyze the quantization-error signal as a function of frequency.
countless other approaches are available for testing the static and dynamic inl and dnl of both high- and low-speed data converters. the intent here has been to give you a better understanding of the generation of powerful tocs (typical operating characteristics) using tools and techniques that are simple but still smart and precise.
references
max108 data sheet, rev. 1, 5/99, maxim integrated products.
max108evkit data sheet, rev. 0, 6/99, maxim integrated products.
analog integrated circuit design, d. johns & k. martin, john wiley & sons inc., 1997.
low-voltage/low-power integrated circuits and systems, low-voltage mixed-signal circuits, e. sanchez-sinencio & a. g. andreou, ieee press marketing, 1999.
integrated analog-to-digital and digital-to-analog converters, r. van de plasche, kluwer academic publishers, 1994.
迷你组合音响的音场技术
检测高频电子整流器的两种方法
Modbus RTU通信概述
虚拟现实头显和传感器原理详解
《怪猎：世界》成卡普空销量第一游戏 Steam版销量超200万套
高速模数转换器(ADC)的INL/DNL测量
铁总与阿里巴巴会谈 促高铁网和互联网双网融合
3D打印和坚固耐用的单板计算机
lm723可调电源电路图大全（八款lm723可调电源电路设计原理图详解）
单片机视频教程19：AD学习 PCF8591
基于STM32单片机的衣柜系统设计
FPGA多功能数字钟系统原理
LED灯珠有哪些参数？应该如何选择合适的LED灯珠
基于MRTG流量监测在网络管理中的应用
CW恒流激光控制器驱动器 ATLSXA202D
电容式传感器的工作原理以及电容式传感器的特点
浅析发电机组自动稳压器PCB电路
魅蓝荣耀红米 盘点几款不足千元智能机
微机消谐装置的操作说明
苹果新款Mac产品定档3月发布
abstract: although integral and differential nonlinearity may not be the most important parameters for high-speed, high dynamic performance data converters, they gain significance when it comes to high-resolution imaging applications. the following application note serves as a refresher course for their definitions and details two different, yet commonly used techniques to measure inl and dnl in high-speed analog-to-digital converters (adcs).
manufacturers have recently introduced high-performance analog-to-digital converters (adcs) that feature outstanding static and dynamic performance. you might ask, how do they measure this performance, and what equipment is used? the following discussion should shed some light on techniques for testing two of the accuracy parameters important for adcs: integral nonlinearity (inl) and differential nonlinearity (dnl).
although inl and dnl are not among the most important electrical characteristics that specify the high-performance data converters used in communications and fast data-acquisition applications, they gain significance in the higher-resolution imaging applications. however, unless you work with adcs on a regular basis, you can easily forget the exact definitions and importance of these parameters. the next section therefore serves as a brief refresher course.
inl and dnl definitions dnl error is defined as the difference between an actual step width and the ideal value of 1lsb (see figure 1a). for an ideal adc, in which the differential nonlinearity coincides with dnl = 0lsb, each analog step equals 1lsb (1lsb = vfsr/2n, where vfsr is the full-scale range and n is the resolution of the adc) and the transition values are spaced exactly 1lsb apart. a dnl error specification of less than or equal to 1lsb guarantees a monotonic transfer function with no missing codes. an adc's monotonicity is guaranteed when its digital output increases (or remains constant) with an increasing input signal, thereby avoiding sign changes in the slope of the transfer curve. dnl is specified after the static gain error has been removed. it is defined as follows:
dnl = |[(vd+1- vd)/vlsb-ideal - 1] | , where 0 < d < 2n - 2. vd is the physical value corresponding to the digital output code d, n is the adc resolution, and vlsb-ideal is the ideal spacing for two adjacent digital codes. by adding noise and spurious components beyond the effects of quantization, higher values of dnl usually limit the adc's performance in terms of signal-to-noise ratio (snr) and spurious-free dynamic range (sfdr).
figure 1a. to guarantee no missing codes and a monotonic transfer function, an adc's dnl must be less than 1lsb.
inl error is described as the deviation, in lsb or percent of full-scale range (fsr), of an actual transfer function from a straight line. the inl-error magnitude then depends directly on the position chosen for this straight line. at least two definitions are common: best straight-line inl and end-point inl (see figure 1b):
best straight-line inl provides information about offset (intercept) and gain (slope) error, plus the position of the transfer function (discussed below). it determines, in the form of a straight line, the closest approximation to the adc's actual transfer function. the exact position of the line is not clearly defined, but this approach yields the best repeatability, and it serves as a true representation of linearity. end-point inl passes the straight line through end points of the converter's transfer function, thereby defining a precise position for the line. thus, the straight line for an n-bit adc is defined by its zero (all zeros) and its full-scale (all ones) outputs. the best straight-line approach is generally preferred, because it produces better results. the inl specification is measured after both static offset and gain errors have been nullified, and can be described as follows:
inl = | [(vd - vzero)/vlsb-ideal] - d | , where 0 < d qout, and is then passed on to the integrator configurations. each comparator result controls the logic input of the switch independently and generates voltage ramps as required to drive succeeding integrator circuits for both inputs of the dut. this approach has its advantages, but it also has several drawbacks:
the triangular ramp should have low dv/dt to minimize noise. this condition generates repeatable numbers, but it results in long integration times for the precision meter. positive and negative ramp rates must be matched to arrive at the 50% point, and the low-level triangular waves must be averaged to achieve the desired dc level. integrator designs usually require careful selection of the charge capacitors. to minimize potential errors due to the capacitors' memory effect, for instance, select integrator capacitors with low dielectric absorption. accuracy is proportional to the integration period and inversely proportional to the settling time. a dvm connected to the analog integrated servo loop measures the inl/dnl error versus output code (figures 4a and 4b). note that a parabolic or bow shape in the plot of inl vs. output code indicates the predominance of even-order harmonics, and an s shape indicates the predominance of odd-order harmonics.
figure 4a. this plot shows typical integral nonlinearity for the max108 adc, captured with the analog integrating servo loop.
figure 4b. this plot shows typical differential nonlinearity for the max108, captured with the analog integrating servo loop.
to eliminate negative effects in the previous approach, you can replace the servo loop's integrator section with an l-bit successive-approximation register (sar) that captures the dut's output codes, an l-bit dac, and a simple averaging circuit. together with the magnitude comparator, this circuit forms a sar-type converter configuration (see figure 5 and sar converter discussion below), in which the magnitude comparator programs the dac, reads its outputs, and performs a successive approximation. meanwhile, the dac presents a high-resolution dc level to the input of the n-bit adc under test. in this case, a 16-bit dac was chosen to trim the adc to 1/8lsb accuracy and obtain the best possible transfer curve.
figure 5. successive approximation and a dac configuration replace the integrator section of the analog servo loop.
the advantage of an averaging circuit is apparent when noise causes the magnitude comparator to toggle and become unstable, as it does on approaching its final result. two divide-by counters are included in the averaging circuit. the reference counter has a period of 2m clock cycles, where m is a programmable integer governing the period (and hence the test time). a data counter, which increments only when the magnitude comparator output is high, has a period equal to one-half of the first 2m-1 cycles.
together, the reference and data counters average the number of highs and lows, store the result in a flip-flop, and pass it on to the sar register. this procedure is repeated 16 times (in this case) to generate the complete output code word. like the previous method, this one has advantages and disadvantages:
the test setup's input voltage is defined digitally, allowing easy modification of the number of samples over which the result is to be averaged. the sar approach provides a dc level rather than a ramp at the dut's analog input. as a disadvantage, the dac in the feedback loop sets a finite limit on resolution of the input voltage. sar converter
a sar converter works like the old-fashioned chemist's balance. on one side is the unknown input sample, and on the other is the first weight generated by the sar/dac configuration (the most significant bit, which equals half of the full-scale output). if the unknown weight is larger than 1/2fsr, this first weight remains on the balance and is augmented by 1/4fsr. if the unknown weight is smaller, the weight is removed and replaced by a weight of 1/4fsr.
the sar converter then determines the desired output code by repeating this procedure n times, progressing from the msb to the lsb. n is the resolution of the dac in the sar configuration, and each weight represents 1 binary bit.
dynamic testing of inl and dnl to assess an adc's dynamic nonlinearity, you can apply a full-scale sinusoidal input and measure the converter's signal-to-noise ratio (snr) over its entire full-power input bandwidth. the theoretical snr for an ideal n-bit converter (subject only to quantization noise, with no distortion) is as follows:
snr (in db) = n×6.02 +1.76. embedded in this figure of merit are the effects of glitches, integral nonlinearity, and sampling-time uncertainty. you can obtain additional linearity information by performing the snr measurement at a constant frequency and as a function of the signal amplitude. sweeping the entire amplitude range, for example, from zero to full scale and vice versa, produces large deviations from the source signal, as source amplitude approaches the converter's full-scale limit. to determine the cause of these deviations, while ruling out the effects of distortion and clock instability, use a spectrum analyzer to analyze the quantization-error signal as a function of frequency.
countless other approaches are available for testing the static and dynamic inl and dnl of both high- and low-speed data converters. the intent here has been to give you a better understanding of the generation of powerful tocs (typical operating characteristics) using tools and techniques that are simple but still smart and precise.
references
max108 data sheet, rev. 1, 5/99, maxim integrated products.
max108evkit data sheet, rev. 0, 6/99, maxim integrated products.
analog integrated circuit design, d. johns & k. martin, john wiley & sons inc., 1997.
low-voltage/low-power integrated circuits and systems, low-voltage mixed-signal circuits, e. sanchez-sinencio & a. g. andreou, ieee press marketing, 1999.
integrated analog-to-digital and digital-to-analog converters, r. van de plasche, kluwer academic publishers, 1994.
迷你组合音响的音场技术
检测高频电子整流器的两种方法
Modbus RTU通信概述
虚拟现实头显和传感器原理详解
《怪猎：世界》成卡普空销量第一游戏 Steam版销量超200万套
高速模数转换器(ADC)的INL/DNL测量
铁总与阿里巴巴会谈 促高铁网和互联网双网融合
3D打印和坚固耐用的单板计算机
lm723可调电源电路图大全（八款lm723可调电源电路设计原理图详解）
单片机视频教程19：AD学习 PCF8591
基于STM32单片机的衣柜系统设计
FPGA多功能数字钟系统原理
LED灯珠有哪些参数？应该如何选择合适的LED灯珠
基于MRTG流量监测在网络管理中的应用
CW恒流激光控制器驱动器 ATLSXA202D
电容式传感器的工作原理以及电容式传感器的特点
浅析发电机组自动稳压器PCB电路
魅蓝荣耀红米 盘点几款不足千元智能机
微机消谐装置的操作说明
苹果新款Mac产品定档3月发布